# Computer System Architecture - Digital Logic Circuits - Combinational Circuits

>>>>>>>>Digital Logic Circuits - Combinational Circuits

• Option : C
• Explanation : In OR gate we need atleast one bit to be equal to 1 to generate the output as 1 because OR means any of the condition out of two is equal to 1 which means if atleast one input is 1 then it shows output as 1 . Number of 1's in input may be more than one but the output will always be 1 in OR gate. So the answer is 'C'.

• Option : C
• Explanation : Y=A+B. This is the equation of OR gate. We require 3 NAND gates to create OR gate. We can also write After 1st NAND operation Y = (A AND B)' Y= A' + B' (Demorgan's Law) After 2nd NAND operation Y= ( A' + B')' Y= A . B (Demorgan's Law) After 3rd NAND operation Y= ( A . B )' Y= A' + B ' (Demorgan's Law) So we need 3 NAND gates.

## Description

• Combinational Circuits Questions can be used to give quizzes by any candidate who is preparing for UGC NET Computer Science
• This Combinational Circuits Questions section will help you test your analytical skills in a tricky method, thereby giving you an edge over other students
• Any student who wants to prepare forÂ DOEACC A Level, DOEACC B Level, and DOEACC C level can also use these Objective Type QuestionsÂ Answer.
• All candidates who have to appear for the Kendriya Vidyalaya Entrance exam can also refer to this mcq section.
• You can also get access to the Combinational Circuits MCQ ebook.
• Combinational Circuits Questions can be used in the preparation of JRF, CSIR, and various other exams.