UGC NET COMPUTER SCIENCE SOLVED PAPERS 2014-16 - UGC NET Computer Science Paper 3 July 2016

1. Which of the following is a sequential circuit?

  • Option : C
  • Explanation :
  • Multiplexer, Decoder and Full adder are example of combinational circuits.
  • Counter is a Sequential circuit.
  • Option (C) is correct.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


2. 8085 microprocessor has _____ hardware interrupts.

  • Option : D
  • Explanation :
    8085 microprocessor has 5 hardware interrupts. Named TRAP, RST 7.5, RST 6.5, RST 5.5 and INTR. 8086 microprocessor has 2 hardware interrupts. Named NMI and INTR. So, option (D) is correct.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


3. Which of the following in 8085 microprocessor performs HL = HL + DE ?

  • Option : A
  • Explanation :
    DAD will perform Double addition (16 bit) between HL pair and any other pair of register. Among HL, BC, DE and SP; B, H and D register will be used first. So, DAD H will do HL = HL + HL; DAD B will do HL = HL + BC; DAD D will do HL = HL + DE; SP is stack pointer and it is not a pair register, DAD SP will do HL = HL + SP; So, option (A) is correct.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


4. The register that stores all interrupt requests is:

  • Option : C
  • Explanation :
  • The register that stores all interrupt requests is Interrupt request register.
  • Interrupt mask register is a read and write register. This register enables or masks interrupts from being triggered on the external pins of the Cache Controller.
  • Interrupt service register handle the interrupt and service them according to priority and other condition.
  • Status register is a hardware register that contains information about the state of the processor
  • So, option (C) is correct.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *


5. The _____ addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.

  • Option : D
  • Explanation :
  • The displacement addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction.
  • Based Indexed Addressing: The operand’s offset is sum of the content of a base register BX or BP and an index register SI or DI.
  • Based Indexed plus displacement addressing mode: In this mode of addressing the operand’s offset is given by offset=[BX or BP]+[SI or DI]+8 bit or 16 bit displacement.
  • Indexed addressing mode: The operand’s offset is the sum of the content of an index register SI or DI and an 8 bit or 16 bit displacement.
  • So, option (D) is correct.
Cancel reply

Your email address will not be published. Required fields are marked *


Cancel reply

Your email address will not be published. Required fields are marked *